Impact of silicon doping on low frequency charge noise and conductance
  drift in GaAs/AlGaAs nanostructures by Fallahi, S. et al.
Impact of silicon doping on low frequency charge noise and
conductance drift in GaAs/AlGaAs nanostructures
S. Fallahi,1, 2, ∗ J. R. Nakamura,1, 2 G. C. Gardner,2, 3, 4
M. M. Yannell,5 and M. J. Manfra1, 2, 3, 4, 5, †
1Department of Physics and Astronomy,
Purdue University, West Lafayette, IN
2Birck Nanotechnology Center, Purdue University, West Lafayette, IN
3School of Materials Engineering, Purdue University, West Lafayette, IN
4Station Q Purdue, Purdue University, West Lafayette, IN
5School of Electrical and Computer Engineering,
Purdue University, West Lafayette, IN
(Dated: August 4, 2018)
Abstract
We present measurements of low frequency charge noise and conductance drift in modulation
doped GaAs/AlGaAs heterostructures grown by molecular beam epitaxy in which the silicon doping
density has been varied from 2.4 × 1018cm−3 (critically doped) to 6.0 × 1018cm−3 (overdoped).
Quantum point contacts were used to detect charge fluctuations. A clear reduction of both short
time scale telegraphic noise and long time scale conductance drift with decreased doping density
was observed. These measurements indicate that the neutral doping region plays a significant role
in charge noise and conductance drift.
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Semiconductor nanostructures such as quantum dots (QDs) and quantum point con-
tacts (QPCs) are essential building blocks of mesoscopic devices used to realize solid state
qubits1–5. Molecular beam epitaxy (MBE) growth is a mature technology for growing ex-
tremely pure GaAs/AlGaAs two-dimensional electron gases (2DEGs) with minimal defects.
Nevertheless, devices with metallic Schottky gates fabricated on GaAs/AlGaAs heterostruc-
tures often suffer from 1/f-like noise and random telegraph noise (RTN) which degrade device
performance and may preclude stable device operation. Low frequency noise is believed to
arise from time-dependent fluctuations in the occupation of charge trapping sites in the
vicinity of the nanostructure that results in fluctuations of the local electrostatic potential.
The etiology and dynamics of these charge trapping sites are not fully understood.
Prior work on charge noise in laterally gated nanostructures suggests that the charge noise
is mainly due to either (1) current leakage through the Schottky barrier6–9 or (2) electron
hopping within the doping layer10,11. Techniques such as bias cooling7 and use of global top
gates8 suppress charge noise by shifting the operation point to less negative voltage. These
studies suggest leakage from gates plays a significant role in generation of low frequency
noise. However, these techniques complicate device operation and do not address the root
cause of the phenomena.
A second problem frequently afflicting gated GaAs heterostructures is drift in device
conductance over long time scales upon initial cool-down to cryogenic temperatures. This
drift makes operating mesoscopic devices difficult, requiring frequent retuning. Conductance
drift has not been studied as extensively as short time scale charge noise. In this work, we
systematically investigate the relationship between modulation doping density and both
low frequency charge noise and drift in device conductance. Both conductance drift and
charge noise are shown to depend strongly on the density of silicon doping. We discuss
the underlying mechanisms; our results will inform future designs of quiet semiconductor
platforms for quantum information research.
In order to study the effect of doping concentration on low frequency charge noise, mod-
ulation doped GaAs/Al0.36Ga0.64As heterostructures with three different silicon doping den-
sities ND, 2.4 × 1018cm−3(Wafer A) , 4.2 × 1018cm−3(Wafer B) and 6.0 × 1018cm−3(Wafer
C) were investigated. These uniformly doped single interface heterostructures were grown
by MBE with a 60nm AlGaAs spacer between the 2DEG and the doping region (14.5nm
thick) and total 90nm 2DEG depth measured from the top surface. An overview of sample
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FIG. 1. Simulated heterostructure band diagram for uniformly doped single interface heterojuntion
with varying doping density. Colored solid lines are the ionized donor profile for each doping
concentration.
parameters is given in Table 1. In Fig. 1 (a) we show the conduction band profile for wafer
B simulated using the Nextnano software package12. We also show the ionized donor density
for wafers A, B, and C.
TABLE I. Characteristics of studied wafers including Si doping concentration ND, doping width
W, 2DEG density n, mobility µ, operating gate voltage Vg and number of QPCs measured for each
wafer.
Wafer Name ND (cm
−3) W (nm) n (cm−2) µ (cm2/Vs) Vg (V) # of QPCs measured
Wafer A 2.4×1018 14.5 1.1×1011 2.7×106 -0.5 6
Wafer B 4.2×1018 14.5 1.3×1011 5.1×106 -0.6 3
Wafer C 6.0×1018 14.5 1.4×1011 4.7×106 -0.6 6
Three distinct regions exist in the doping layer for each wafer: (1) a positively charged
region closer to the cap layer that compensates surface states and produces a Schottky
barrier eVb∼ 0.8 eV at the surface; (2) a neutral region in the middle of the doping layer,
where the Fermi level is located at an energy ED∼ 150 meV13,14 below the conduction
band edge; and (3) a thin (<1nm) positively ionized layer from which electrons have been
transferred to the 2DEG. Microscopically, the neutral region is believed to be composed of
positively and negatively charged Si donors with almost the same concentration. According
to negative-U model proposed independently by Chadi and Chang14, and Khachaturyan,
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Weber, and Kaminska15, the substitutional Si donor in AlxGa1−xAs (for x>0.22) occupying
a Ga site has two possible electronic states: 1) a shallow donor level Ed with no lattice
relaxation and 2) a deep and localized donor level EDX with large lattice relaxation which
binds two electrons. Based on the negative U-model, half of the donors in the neutral region
are positively charged (ionized) shallow d+ and the remaining half are negatively charged
DX− states.
Importantly for our experiments, the doping width is kept constant at 14.5nm for the
three wafers A, B and C; only the silicon doping density is varied. As charge transfer to
the 2DEG is determined by the constant conduction band offset and setback, an increase
in doping density does not significantly change the 2DEG density or the charge transferred
to the surface. Rather, the width of the neutral region increases, as is seen by comparing
the black, red, and pink traces in Fig. 1. Wafer A is close to critical doping (meaning
that nearly all dopants are positively ionized), while Wafer C is significantly overdoped.
Due to the presence of DX centers, the electrons in this neutral region can be frozen at
low temperatures (below 100K)16,17; no parallel conduction is observed in magnetotransport
measurements (not shown).
We utilized QPCs as charge sensors to detect charge noise. QPCs with a nominal width
of 300nm were fabricated on all wafers using identical fabrication procedures to compare
the level of charge noise for each wafer. An SEM image of a typical QPC is shown in the
inset to Fig. 2. The processing steps are as follows: (1) photolithography of mesa pattern
and mesa etch, (2) photolithography of ohmic contacts; evaporation of Ni/Au/Ge metal
contacts and annealing (3) Electron beam lithography and evaporation of QPC gates (4)
photolithography and evaporation of bonding pads to wire bond devices to a chip carrier for
measurement.
Figure 2 shows a typical conductance plot of a QPC as a function of gate voltage Vg
taken in a dilution refrigerator with a mixing chamber plate temperature T=10mK; the
conductance is quantized in units of 2e2/h corresponding to discrete conductance modes of
the device. Bias cooling is not employed in any of our experiments. The gate voltage required
to deplete the 2DEG beneath the gates is essentially identical for all the studied wafers and
equal to -185 mV. The geometric capacitance between the gate and 2DEG is C=0r/d per
unit area where d equals the 2DEG depth beneath the top surface. Assuming only coupling
between the gate and 2DEG, we calculated the depletion gate voltage Vdep=en/C=-180mV
4
for n=1.3×1011 cm−2. This nearly perfect agreement implies that charges in the neutral
region do not respond to gate voltage and are frozen at low temperature.
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FIG. 2. Conductance G of a QPC as a function of gate voltage Vg at T=10mK. Top inset: first
riser of QPC conducatance at T=4.2K. Bottom inset: SEM image of fabricated QPC.
The top inset shows the first riser in QPC conductance at T = 4.2K, where we operated
the devices for noise measurements. At T = 4.2K, the QPC still has very high transcon-
ductance on the riser of the first quantized conductance plateau, making it very sensitive
to the position of individual charges in the vicinity of the device. We used a two-terminal
measurement in which a 200 µV DC voltage bias is applied to the source contact, and drain
current is measured with a DL1211 current pre-amplifier; the output is fed to a National
Instruments NI-DAQ digitizer.
The most striking observation of our study is the dramatic increase in low frequency noise
associated with increased doping density as shown in Fig. 3. Conductance time traces for
QPCs sitting at the first riser of conductance are shown in Fig. 3 (a) for QPCs from wafers
A, B, and C. Note that the operating gate voltage is nearly indentical in all three cases. The
conductance of the QPC on wafer A is nearly constant, indicating that this QPC suffers
minimal charge noise. The QPC from wafer B shows increased noise and discrete switching
events, while the QPC from wafer C shows significant noise amplitude and severe RTN
visible in the raw data. Clearly, the level of charge noise increases as the doping density is
increased. The noise power spectral density, obtained from a Fast Fourier Transform (FFT)
of the time traces, is shown in Fig. 3 (b). For comparison, the noise power spectrum of the
measurement circuit with zero source-drain bias applied to the device is also shown. The
increase of RTN as doping density is increased is reflected in the frequency dependence of
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FIG. 3. (a) QPC time traces for structures with different doping densities, offset for clarity. (b)
noise power spectral density SI(f) obtained from FFT of time traces, experimental background
noise SI;BG(f) measured at zero source drain voltage (black trace).
power spectral density, which shifts from 1/f (for the lowest doping density) indicative of a
broad ensemble of trapping sites with a homogeneous distribution of switching time scales to
Lorentzian dependence 1/f2 (for the highest doping density) indicative of the strong influence
proximal two-level traps18.
We quantify the noise level for each wafer in terms of equivalent gate voltage noise ∆Vg,
given in Eq. 1 (this represents the voltage noise level applied on the QPC gates that would
produce the same conductance fluctuations as caused by the charge noise)19. In Eq. 1,
SI(f) is the power spectral density of current fluctuations through the QPC and SI;BG(f)
is background noise due to noise in our instruments.
∆Vg =
√∫ 100
0.1
[SI(f)− SI;BG(f)]df
/(
dIQPC
dVg
)
(1)
Fig. 4 shows the equivalent gate voltage noise vs. doping density for each wafer. Each
data point represents the average of multiple different QPCs from each wafer; six QPCs
were measured from Wafer A, three were measured from Wafer B, and six were measured
6
from Wafer C. This plot shows a correlation between the noise level and doping density. In
particular, the equivalent gate voltage noise is substantially larger for the highest doping
density wafer, Wafer C, as is the device to device variation as indicated by the increase of
the standard error.
According to the negative-U model, the neutral region of the doping layer is expected
to contain ionized shallow donors (d+) that may act as trapping sites and contribute to
charge noise. Prevailing theory suggests that electrons tunneling from the Schottky gates
are temporarily trapped on these sites and contribute to noise. As our heterostructures are
essentially identical apart from the doping density, the operating voltages are nearly iden-
tical. This implies that the tunneling matrix element for electrons leaking from the surface
gate are the same for all three wafers. Since the noise clearly increases as a function of
doping density, we propose that the number of trapping sites (shallow ionized d+ donors)
within the neutral region has a primary impact. The noise level increases due to the in-
creasing width of the neutral region and corresponding increase in available donor states.
We are in essence increasing the final density of states for the tunneling process which leads
to enhanced low frequency noise. While this analysis clearly suggests that heterostructures
should be minimally doped to reduce low frequency noise, other considerations including
formation of low resistance ohmic contact and production of high mobility 2DEGs make
determination of optimal doping a subtle optimization problem.
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FIG. 4. Equivalent gate voltage noise ∆Vg vs. doping density for Wafers A, B and C. Each data
point represents the average of multiple different QPCs from each wafer. Six QPCs were measured
from Wafers A and C, and three QPCs were measured from Wafer B. Error bars represent the
standard error computed from the measurements of different QPCs from each wafer.
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The second phenomenon we investigated is drift in conductance over long time scales at
fixed gate voltage. A typical conductance time trace upon initial cool down for a QPC sitting
on the first riser of conductance plateau is shown in Fig. 5 (a). Although both negative and
positive jumps in conductance occur, the overall trend is that conductance decreases over
time at fixed gate bias; equivalently, the operating point of the QPC shifts to less negative
voltage over time. We observed this trend for all QPCs cooled with the gates grounded and
then energized at T=4.2K. Typically the largest amount of drift occurs within the first 24
hours after initially biasing the QPC at low temperature, after which the conductance starts
to saturate.
We quantify the amount of drift exhibited by each sample as the shift in gate voltage
required to operate the QPC on the first conductance riser after 24 hours. This quantity is
plotted for each wafer in Fig. 5 (b); the data is from the same QPCs which were used to
characterized noise. As with the RTN, it is clear that the level of QPC drift increases with
increasing doping density.
Our data suggests that the drift phenomenon may be understood in the following way.
Applying negative voltage to the surface gates raises the chemical potential at the gate,
µgate, relative to the chemical potential of the 2DEG, µ2DEG that is connected to ground.
Because the doping layer lies between the gate and the 2DEG, the chemical potential at the
doping layer will tend to increase so that it is intermediate between µgate and µ2DEG, leading
to an increase over time in the average occupation of donor states. Each time an electron
tunnels to a donor site near the QPC, the repulsive potential causes a negative jump in the
conducatance of the QPC. However, because of the substantial tunneling barrier between
the surface and the doping layer, the average occupation of donor sites increases slowly;
the chemical potential at the doping layer slowly rises as electrons tunnel to the available
donor states before saturating at a steady-state value. The dynamics and saturation of this
long time scale behavior may also be impacted by the complex electric field configuration in
the immediate vicinity of the gate edges where the the electric field has both vertical and
horizontal components. Additionally, the fact that the drift occurs over time scales much
longer than the RTN suggests that drift may involve deep donor levels with a barrier to
electron capture14, whereas RTN may primarily involve shallow donor d+ levels.
We performed an additional experiment to investigate the temperature stability of the
charge accumulation associated with the conductance drift phenomenon. A QPC from wafer
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FIG. 5. (a) Long time scale conductance drift. (b) Total amount of gate voltage drift within 1st
24 hours of operation of QPCs for wafers A, B and C with different doping densities.
B was biased on the riser of the first conductance plateau at T = 4.2K for 24 hours; significant
conductance drift occurred during this period, consistent with the trend shown in Fig. 5.
The shift in the conductance vs. gate voltage curve due to drift is shown in Fig. 6 (dashed
black line compared to solid black line). The QPC was then swept to zero gate bias, and
kept at zero gate bias at T = 4.2K for an additional 24 hour period. Next, the QPC gate bias
was again swept to obtain the conductance vs. gate voltage curve (blue line in Fig. 6). After
being kept at zero bias for 24 hours, the conductance vs. gate voltage curve did not return
to the original state before the drift occurred, but remained shifted and closely matched the
curve after the drift occurred. This indicates that at T = 4.2K, the accumulated charge
that contributes to the conductance drift is frozen; it does not relax after the gate bias is
removed. Next, we warmed the QPC to a series of increasingly higher temperatures: 40K,
80K, and 140K. The QPC was kept at zero gate bias and held at each temperature for
approximately 20 hours; immediately after this period, the QPC was cooled to T = 4.2K
and its conductance vs. gate voltage characteristics were measured. After warming to 40K,
the conductance vs. gate voltage curve shifted to more negative bias (dotted red line), but
did not return all the way to its original state before the drift occurred, indicating that a
significant fraction, but not all, of the charge accumulated due to drift remained frozen in
place at T=40K. After warming to 80K, the conductance curve (dashed red line) shifted to
even more negative bias beyond the initial pre-drift curve. We take this as an indication that
the majority of donor states that have trapped electrons in the vicinity of the QPC are now
thermally depopulated. Warming to 140K resulted in a slight shift in the conductance vs.
gate voltage curve (solid red line). We attribute the small difference in the initial gate sweep
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at 4.2K and the sweep after warming the sample to T=140K to random rearrangement of
donors states as is typically seen in the majority of QPCs upon thermal cycling to room
temperature.
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FIG. 6. QPC conductance plot vs gate voltage for Wafer B after warming up the QPC to T= 40K,
80K and 140K.
The fact that the charge accumulated in the drift process remains frozen at T = 4.2K
after the gate bias is removed indicates that the donor state involved in conductance drift has
a barrier to emission. The DX− donor state traps an electron and is known to have a barrier
to emission; however, charge in DX− states remain frozen at temperatures below 100K16,17.
The fact that we observe partial thermal depopulation at 40K and full depopulations at
80K suggests that the state responsible for conductance drift is shallower than the DX−
state. Evidence for a trap state associated with the Si donors with a smaller barrier to
emission than the DX− state was reported in Ref.20; it is plausible that these states could
be responsible for the drift we observe.
In conclusion, we unambiguously identified the total number of silicon donors as an
important parameter influencing low frequency charge noise and conductance drift in mod-
ulation doped GaAs/AlGaAs heterostructures. Our data suggests that electron tunneling
to available donor states, especially those in the neutral region, contributes to charge noise
and device drift. The comparatively short time scale of the charge noise implies that it
primarily involves shallow donor states, while the much longer time scale and the apparent
freezing of the charge involved in drift suggests that the drift involves deep donor states.
Modulation doped GaAs/AlGaAs heterostructures should be grown close to critical doping
(that is, with no unionized donors) to minimize the number of charge trap sites available.
10
Using this guideline, devices with minimal charge noise may be achieved that can serve as
a robust, stable platform for spin-qubit based quantum computing.
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